technical memorandum Daresbury Laboratory

DL/CSE/TM12

ORGANISATION OF COMMUNICATIONS TO LARGE CAPACITY MEMORY SYSTEMS VIA CAMAC: AUXILIARY CAMAC MEMORY BUS

by

G. HUGHES and I. SUMNER, Daresbury Laboratory

JULY, 1981

Science Research Council

Daresbury Laboratory

Daresbury, Warrington WA4 4AD

© SCIENCE RESEARCH COUNCIL 1981

Enquiries about copyright and reproduction should be addressed to:— The Librarian, Daresbury Laboratory, Daresbury, Warrington, WA4 4AD.

IMPORTANT

The SRC does not accept any responsibility for loss or damage arising from the use of information contained in any of its reports or in any communication about its tests or investigations.

ORGANISATION OF COMMUNICATIONS TO LARGE CAPACITY MEMORY SYSTEMS VIA CAMAC: AUXILIARY CAMAC MEMORY BUS

by

G. HUGHES and I. SUMNER

Science & Engineering Research Council, Daresbury Laboratory

ABSTRACT

An auxiliary bussing system is described which permits transfers from a CAMAC control unit to external bulk semiconductor memory. It is capable of supporting data transfer rates in excess of 2 MHz.

SCIENCE & ENGINEERING RESEARCH COUNCIL
DARESBURY LABORATORY

INTRODUCTION

The decrease in costs of semiconductor devices has made the use of large capacity memories an economical possibility in data collection and processing systems. In addition to decreasing costs there has also been an increase in their operating speed. Typical access times of Random Access Memories (RAM) ranges from 100 ns to 350 ns. The relatively high speed of these memories has meant that their performance could not be fully exploited if used in a CAMAC system communicating via the standard dataway⁽¹⁾, consequently consideration has been given to providing an auxiliary bussing system which augments the CAMAC dataway.

There are currently a number of proposals by various international organisations for suitable systems/bussing to accommodate the higher speed and more complex semiconductor devices which are now available. In the absence of any firm agreement as to international standards and the pressing need to provide a large capacity, high speed memory system⁽²⁾ a bussing system has been specified and is incorporated in a memory system being developed by the Daresbury Laboratory.

2. BASIC FEATURES OF THE BUS

2.1 Concept

The bus is intended to allow communication between a "Control Unit" which meets the requirements of CAMAC [EUR 4100e] and a "dumb memory" which optionally can be contained in CAMAC modules or any other suitable mechanical format which provides the appropriate power supply. To provide a bus which has the ability to communicate with up to 16 million locations, each with a depth of up to 24 bits, would require an unwieldy number of lines. The bussing system described, uses a common time multiplexed address/data bus of 24 lines with additional lines for control. Multiplexing introduces a slight reduction in speed but gives a significant reduction in address/data lines and manufacturing costs.

2.2 Basic Features

The basic features may be summarised as follows:

(i) The bus provides a bi-directional time multiplexed address/data connection from an external memory to a CAMAC environment.

(ii) The bu	us provides addressing and data lines to a capacity of up	0 1 0	Not used
to 24	bits.	1 1 0	Direct Memory Modify (DMM)
· · ·	y modules can be independent of mechanical format.	x x 1	Clear.
(iv) Timing	g arrangements are such as to permit transfers at $2 \times 10^6 s^{-1}$.		
		O FLO ENB	Bit set. From controller. Overflow enable sets a latch
			in the memory module. Permits contents of memory loca-
	3. USE OF THE BUS LINES		tion to overflow during DMM cycle.
			Bit not set. Restores the contents of the memory loca-
Communicati	ion between a memory control unit and the memory is via a		tion to its original value on an overflow operation.
40 way flat ribb	oon cable. The connector on the control unit (CAMAC) is on		
the rear panel.	When CAMAC format is used for memory modules the bus	O PLO	Overflow. From memory. Bit set indicates overflow has
lines link corre	esponding pins on all modules.		taken place. It is present if OFLO ENB has not been set.
A typical h	ous operation involves at least two units, a controller and	PAR ERR	Parity Error. From memory. Bit set by a detected parity
a memory module.	•		error on a READ operation or a READ part of a DMM cycle.
During a bu	us operation the controller generates a multiplexed command	INIT	Initialise. From controller. Initialises the memory
which consists o	of an address plus control signals, followed by data plus		and delatches all control states. Duration > 1 μs .
control signals.	Address and data transactions are controlled by a two		
way handshake in	ncorporated in the bus control lines.	ADSTR	Address strobe. Generated by control module. The lead-
			ing edge of this signal clocks address and control sig-
3.1 Memory Bus	Functions		nals ADO1 - ADO24, CO, C1, CLEAR, O FLO, ENB into the
The bus con	nsists of:		memory module.
	24 Address/data lines	ADOK	Valid address. (From memory module). The addressed
	11 Control/status lines		memory module responds if correctly addressed. The
	5 Ov lines		controller responds by removing ADSTR and ADO1 - AD24.
			Removal of ADSTR removes ADOK.
ADO1 - AD24	Address/data lines.		
	The lines provide a time multiplexed bi-directional com-	DINC	Generated by the control module at the start of the DATA
	munication path for address and data.		part of a cycle. It strobes data into the memory module
			on a WRITE or DMM operation. It must appear > 25 ns after
CO C1 CLEAR	Control lines from controller to memory describing the		ADO1 - AD24.
	type of memory cycle to be performed.		
	-	DOUTC	Memory cycle complete.
CO C1 CLEAR			On completion of the memory operation DOUTC is generated.
0 0 0	Read		On a READ cycle the leading edge of DOUTC clocks data into
1 0 0	Write		the control unit. DINC is cleared by DOUTC. DOUTC in
			_

turn is cleared by the removal of DINC. The duration of DOUTC or greater than 50 ns is sufficient to permit transfer of data and must appear greater than 25 ns after ADO1 - ADO24.

4. TIMING OF BUS SIGNALS

The sequence of events during a bus operation is shown in figs.1, 2, 3 and 4 by means of simplified signal waveforms. As the bus operation is based on an interactive handshake absolute times are not shown except where minimum set up times are necessary.

Rise and fall times < 25 ns.

ADO1 - ADO24 are driven by the control unit except during the data part of a READ cycle.

Timing dispersion on the bus < 25 ms, i.e. data must be stable 25 ms before a strobe is initiated.

Leading edge of strobe DOUTC(READ), DINC(WRITE), is used to clock data.

Time out facilities should be included in the Controller if an ADOK response is not obtained within an appropriate period.

5. BUS SPECIFICATION

5.1 Mechanical Arrangement

40 way flat cable type 3M 3365 is terminated in insulation displacement connectors (IDC) type 3M 3417/xxxx which mate to connectors type 3M 3495/xxxx mounted on the modules. Maximum cable length is 0.5 m.

5.2 Electrical Connectors

5.2.1 Signal levels

TTL compatible, High = logic 0, 2.0 V to 3.0 V, Low = logic 1, 0 V to 0.8 V. All signal lines terminated at the control station end by a resistive network with an impedance of 100 Ω (fig.5).

- 5.2.2 Contact assignment See table 1.
- 5.2.3 Loading Each station must not load any line of the bus by more than 200 mA at 3.4 V and 0.2 mA at 0.8 V.

 Driving Each driver must have a sink capability of 64 mA.

6. CONCLUSIONS

A bussing system has been specified and incorporated into a large capacity memory readout system. It presents an economical and convenient method of interconnection using the limited available space on a CAMAC rear panel.

- 1. CAMAC Organisation of Multicrate Systems EUR 4600.
- J.R. Helliwell, G. Hughes, M.M.Przybylski et al. A 2D MWPC area detector for use with synchrotron x-radiation at the Daresbury Laboratory for small angle diffraction and scattering. Daresbury Laboratory Report DL/SCI/P 269E (1981).

TABLE 1
Contact assignment for 40 way IDC connector

1	•	OV	•	2	•	ADO1
3		ADO2		4		ADO3
5		ADO4		6		ADO5
7		ADO6		8		ADO7
9		ADO8		10		OA
11		ADO9		12		AD10
13		AD11		14		AD12
15		AD13		16		AD14
17		AD15		18		AD16
19		AD17		20		OA
21		AD18		22		AD19
23		AD20		24		AD21
25		AD22		26		AD23
27		AD24		28		ov
29		OFLO ENB		30		DINC
31		Cl		32		PAR ERR
33		co		34		ADSTR
35		INIT		36		OA
37		ADOK		38		DOUTC
39		ADOK		40		CLEAR
	<u> </u>		'		•	

FIGURE CAPTIONS

Figure 1	Timing diagram READ operation.	CO,C1 CLEAR	×/	
Figure 2	Timing diagram WRITE operation.	ADO1 to AD24	ADDRESS >25nS	DATA /
Figure 3	Timing diagram CLEAR operation.	ADSTR		
Figure 4	Timing diagram DIRECT MEMORY MODIFY operation.	AD0K		
		DINC		
Figure 5	Termination of each signal line.	DOUTC		>25nS
		PAR ERR		XXX/

FIG 1






FIG 2

<u>FIG</u> 3





F16 4

FIG 5

•		
		,

•			
-			
•			
1			